Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Most ARM SoCs have a few hundred kilobytes of "internal RAM" (which is obviously SRAM) used mainly by the ROM and bootloader before the memory controller is initialized and can usually be accessed with the same latency as the L2 cache.

It's usually unused once the kernel has started but it can be mapped by the kernel later on if there's a use for it.



Modern x86 chips generally allow the onboard cache to be used as RAM during early boot for the same reason, too.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: